

1

2

3

4

5

6

A

B

C

D

Revision History


Rev	ECN #	Approved Date	Approved by	Notes
N/A	N/A	N/A	N/A	N/A

Place Block Diagram here (if appropriate) or delete this text box.
If using a block diagram from another tool, save the picture as a .bmp file.
Then, use menu Place|Drawing Tools|Graphic to insert the .png/.svg/.bmp file on the schematic.

Orderable:		Designed for: Public Release		Mod. Date: 5/6/2021	
TID #: N/A		Project Title: DRV8328AEVM			
Number: MD053		Rev: A		Sheet Title:	
SVN Rev: Not in version control		Assembly Variant: 002		Sheet: 1 of 5	
Drawn By:		File: MD053A_BlockDiagram.SchDoc		Size: B	
Engineer: Aaron Barrera		Contact: http://www.ti.com/support		http://www.ti.com	

Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

© Texas Instruments 2021

 **TEXAS
INSTRUMENTS**

[http://www.ti.com](#)

1


2

3

4

5

6



[illegible]

DRV8328C/D VARIANT PIN SELECT

Populate R1-R10 for C/D variants

Pin Name	Pin Number	Connection
INLA	P25	AVDD
INHC	P20	AVDD
INLC	P23	AVDD
INHA	P19	AVDD
INHB	P21	AVDD
INLB	P24	AVDD
nFAULT	P27	AVDD
nSLEEP	P26	AVDD

AVDD

GND

Spare C1 cap for DRV8328C/D

STATUS LEDs

3.3V LED

AVDD

J1

D1 Green

R22 820

GND

nFAULT LED

AVDD

J2

D2 Red

R23 820

nFAULT

PVDD LED

PVDD

J3

D3 Green

R24 2.00k

GND

Launchpad LED

AVDD

J4

D4 Orange

R25 820

MCU_LED

LAUNCHPAD CONNECTORS AND CONNECTIONS

Connects to J1/J3 on Launchpad

Connects to J4/J2 on Launchpad

Resistors R26, R31, and R34 are populated for LAUNCHXL-F280049C
Other connections are for internal use only


VDSLVL compatible with DAC to set or ADC to sense
CTAP compatible with ADC to sense

Mates to LAUNCHXL-F280049C headers J1/J3 and J4/J2
Specifically analyzed compatibility with: MSP4302355, LAUNCHXL-F280025C, LAUNCHXL-F280049C, LAUNCHXL-F28069M, LAUNCHXL-F28027F, EK-TM4C123GXL, and MSPM0G350x microcontrollers


 **TEXAS
INSTRUMENTS**
<http://www.ti.com>
© Texas Instruments 2021

POWER STAGE AND FETS



	PHASE A	PHASE B	PHASE C
1			
2			
3			
4			
5			
6			
7			
8			
9			
10			
11			
12			
13			
14			
15			
16			
17			
18			
19			
20			
21			
22			
23			
24			
25			
26			
27			
28			
29			
30			
31			
32			
33			
34			
35			
36			
37			
38			
39			
40			
41			
42			
43			
44			
45			
46			
47			
48			
49			
50			
51			
52			
53			
54			
55			
56			
57			
58			
59			
60			
61			
62			
63			
64			
65			
66			
67			
68			
69			
70			
71			
72			
73			
74			
75			
76			
77			
78			
79			
80			
81			
82			
83			
84			
85			
86			
87			
88			
89			
90			
91			
92			
93			
94			
95			
96			
97			
98			
99			
100			



	PHASE B	PHASE C	
1	1	1	1
2	2	2	2
3	3	3	3
4	4	4	4
5	5	5	5
6	6	6	6
7	7	7	7
8	8	8	8
9	9	9	9
10	10	10	10
11	11	11	11
12	12	12	12
13	13	13	13
14	14	14	14
15	15	15	15
16	16	16	16
17	17	17	17
18	18	18	18
19	19	19	19
20	20	20	20
21	21	21	21
22	22	22	22
23	23	23	23
24	24	24	24
25	25	25	25
26	26	26	26
27	27	27	27
28	28	28	28
29	29	29	29
30	30	30	30
31	31	31	31
32	32	32	32
33	33	33	33
34	34	34	34
35	35	35	35
36	36	36	36
37	37	37	37
38	38	38	38
39	39	39	39
40	40	40	40
41	41	41	41
42	42	42	42
43	43	43	43
44	44	44	44
45	45	45	45
46	46	46	46
47	47	47	47
48	48	48	48
49	49	49	49
50	50	50	50
51	51	51	51
52	52	52	52
53	53	53	53
54	54	54	54
55	55	55	55
56	56	56	56
57	57	57	57
58	58	58	58
59	59	59	59
60	60	60	60
61	61	61	61
62	62	62	62
63	63	63	63
64	64	64	64
65	65	65	65
66	66	66	66
67	67	67	67
68	68	68	68
69	69	69	69
70	70	70	70
71	71	71	71
72	72	72	72
73	73	73	73
74	74	74	74
75	75	75	75
76	76	76	76
77	77	77	77
78	78	78	78
79	79	79	79
80	80	80	80
81	81	81	81
82	82	82	82
83	83	83	83
84	84	84	84
85	85	85	85
86	86	86	86
87	87	87	87
88	88	88	88
89	89	89	89
90	90	90	90
91	91	91	91
92	92	92	92
93	93	93	93
94	94	94	94
95	95	95	95
96	96	96	96
97	97	97	97
98	98	98	98
99	99	99	99
100	100	100	100



PHASE A	PHASE B	PHASE C	PHASE D
1	2	3	4
5	6	7	8
9	10	11	12
13	14	15	16
17	18	19	20
21	22	23	24
25	26	27	28
29	30	31	32
33	34	35	36
37	38	39	40
41	42	43	44
45	46	47	48
49	50	51	52
53	54	55	56
57	58	59	60
61	62	63	64
65	66	67	68
69	70	71	72
73	74	75	76
77	78	79	80
81	82	83	84
85	86	87	88
89	90	91	92
93	94	95	96
97	98	99	100




Orderable:	Designed for: Public Release	Mod. Date: 10/24/2021
TID #: N/A	Project Title: DRV8328AEVM	
Number: MD053	Rev: A	Sheet Title:
SVN Rev: Not in version control	Assembly Variant: 002	Sheet: 3 of 5
Drawn By:	File: MD053A_FETS_AND_POWER_STAGE.SchDoc Size: B	
Engineer: Aaron Barrera	Contact: http://www.ti.com/support	




Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.


MAIN SUPPLY INPUT




HALL SENSOR INPUT AND POWER




VOLTAGE SENSE & PROTECTION



Supply Voltage Sense




Phase Voltage Sense



Virtual Center Tap Voltage Sense


Depopulate R65 to disconnect CTAP from LP



CONNECTORS, SELECTORS, & ANALOG CONTROL INTERFACE


nSLEEP switch

C36/R77 designed for ~10us nSLEEP reset pulse
MCU GPIO should be defaulted to input when R75 is populated
nSLEEP is 65V compliant but LP is not
Ensure D11 is populated when LP is connected




DRVOFF switch

DNP R76/R37 if DRVOFF is controlled by LP output
Ensure D12 is populated when LP is connected




Motor Phase Connector

35A rated




DT (Pin 27 DRV8328A/B)

DT = GND: t_{Dead} = 55 ns
DT = Floating: t_{Dead} = 160 ns (DRV8328B) or 55 ns (DRV8328A)
DT = 10 k < R88 < 390 k: t_{Dead} = linear between 100 ns - 2000 ns
R88 [ohms] = (t_{Dead} [ns])*200 - 10000
All values typical



VDSLVL Select

POT select by default



Valid VDSLVL range: 0.1V - 2.5V
POT Voltage range: 0V - 2.538V

General purpose pot for MCU

